### RTL for a subset of the MIPS ISA using the Simulated Multicycle Implementation

In this simulation, most MIPS instructions are executed in a total of 4 clock cycles.

The first clock cycle is the same for all instructions, because it is during this cycle that the instruction is actually fetched from memory. (Note that, in this and subsequent examples, we may be able to do two micro-operations on the same clock.)

\[
\text{Cycle } = 0: \quad \text{IR} \leftarrow M[\text{PC}], \text{PC} \leftarrow \text{PC} + 4
\]

For the second and subsequent clock cycles, the micro-operations performed depend on the opcode of the instruction that is in the IR. In addition, in the RTL below \( rs, rt, rd, \text{func}, \) and constant are fields in the instruction which is in the IR.

Most branching instructions (\( jr, \text{beq}, \text{bne}, j \)) do nothing on cycles 2 and 3.

#### R-Type (all R-Format instructions other than \( jr \))

\[
\begin{align*}
\text{Cycle } = 1: & \quad \text{ALUInputA} \leftarrow \text{register}[rs], \text{ALUInputB} \leftarrow \text{register}[rt] \\
\text{Cycle } = 2: & \quad \text{ALUOutput} \leftarrow \text{ALUInputA func ALUInputB} \quad (1) \\
\text{Cycle } = 3: & \quad \text{register}[rd] \leftarrow \text{ALUOutput}
\end{align*}
\]

Note: (1) func is the function specified by the \text{func} field of the IR

\( jr \)

\[
\text{Cycle } = 1: \quad \text{PC} \leftarrow \text{register}[rs]
\]

#### \( addi, \text{andi}, \text{ori}, \text{xori}, \text{slti}, \text{lui} \)

\[
\begin{align*}
\text{Cycle } = 1: & \quad \text{ALUInputA} \leftarrow \text{register}[rs], \text{ALUInputB} \leftarrow \text{I constant} \quad (1) \\
\text{Cycle } = 2: & \quad \text{ALUOutput} \leftarrow \text{ALUInputA op ALUInputB} \quad \text{(2)} \\
\text{Cycle } = 3: & \quad \text{register}[rt] \leftarrow \text{ALUOutput}
\end{align*}
\]

Notes: (1) sign extended for addi,xori,slti; not sign-extended for andi,ori,lui

(2) “op” is the appropriate operation based on the opcode

#### \( lw, \text{sw} \)

\[
\begin{align*}
\text{Cycle } = 1: & \quad \text{ALUInputA} \leftarrow \text{register}[rs], \text{ALUInputB} \leftarrow \text{sign-extend(I constant)} \\
\text{Cycle } = 2: & \quad \text{ALUOutput} \leftarrow \text{ALUInputA + ALUInputB} \\
\text{Cycle } = 3 \&\& \text{opcode} \equiv \text{lw}: & \quad \text{register}[rt] \leftarrow M[\text{ALUOutput}] \\
\text{Cycle } = 3 \&\& \text{opcode} \equiv \text{sw}: & \quad M[\text{ALUOutput}] \leftarrow \text{register}[rt]
\end{align*}
\]

#### \( \text{beq, bne} \)

\[
\begin{align*}
\text{Cycle } = 1: & \quad (\text{opcode} = \text{beq} \&\& \text{register}[rs] = \text{register}[rt] || \\
& \quad \text{opcode} = \text{bne} \&\& \text{register}[rs] != \text{register}[rt]) : \\
& \quad \text{PC} \leftarrow \text{PC} + \text{sign-extend(I constant)} \times 4
\end{align*}
\]

#### \( i \)

\[
\begin{align*}
\text{Cycle } = 1: & \quad \text{PC} \leftarrow \text{PC}[31..28] \mid \text{J constant} \times 4
\end{align*}
\]

#### \( \text{jal} \)

\[
\begin{align*}
\text{Cycle } = 1: & \quad \text{ALUInputA} \leftarrow \text{PC}, \text{PC} \leftarrow \text{PC}[31..28] \mid \text{J constant} \times 4 \\
\text{Cycle } = 2: & \quad \text{ALUOutput} \leftarrow \text{ALUInputA} \\
\text{Cycle } = 3: & \quad \text{register}[31] \leftarrow \text{ALUOutput}
\end{align*}
\]