RTL for a subset of the MIPS ISA using the Simulated Single Cycle Implementation

The micro-operations performed depend on the opcode of the instruction that is in the IR. (In the RTL below rs, rt, rd, func, and constant are fields in the instruction which is in the IR.) Each instruction ends with a clock cycle that performs the register loads and/or memory operation specified, including reading the next instruction into the IR. (Since the PC is loaded at the same time as the IR, the PC value that is used is the old value that was present at the start of the instruction)

R-Type (all R-Format instructions other than _jr_, _jalr_)

PC ← PC + 4,
ALUOutput ← register[rs] func register[rt], (func is operation specified by func field of IR)
register[rd] ← ALUOutput,
IR ← M[PC] - end of this instruction and start of next

_addi, _andi, _ori, _xori, _slti, _lui_

PC ← PC + 4,
register[rt] ← register[rs] op I constant, (constant is sign extended for addi,xori,slti; not sign-extended for andi,ori,lui. “op” is the operation specified by the op-code.)
IR ← M[PC] - end of this instruction and start of next

_lw_

PC ← PC + 4,
register[rt] ← M[register[rs] + sign-extend(I constant)],
IR ← M[PC] - end of this instruction and start of next

_sw_

PC ← PC + 4,
M[register[rs] + sign-extend(I constant)] ← register[rt],
IR ← M[PC] - end of this instruction and start of next

_beq_

if (register[rs] == register[rt]) PC + sign-extend(I constant) * 4 else PC ← PC + 4,
IR ← M[PC] - end of this instruction and start of next

_bne_

if (register[rs] != register[rt]) PC + sign-extend(I constant) * 4 else PC ← PC + 4,
IR ← M[PC] - end of this instruction and start of next

_i_

PC ← PC[31..28] | J constant * 4,
IR ← M[PC] - end of this instruction and start of next

_jr_

PC ← register[rs],
IR ← M[PC] - end of this instruction and start of next

_jal_

PC ← PC[31..28] | J constant * 4,
register[31] ← PC,
IR ← M[PC] - end of this instruction and start of next

_jalr_

PC ← register[rs],
register[31] ← PC,
IR ← M[PC] - end of this instruction and start of next
RTL for a subset of the MIPS ISA using the Simulated Multicycle Implementation

In this simulation, most MIPS instructions are executed in a total of 4 clock cycles. The first clock cycle is the same for all instructions, because it is during this cycle that the instruction is actually fetched from memory. (Note that, in this and subsequent examples, we may be able to do two micro-operations on the same clock.)

Cycle == 0: \( \text{IR} \leftarrow M[\text{PC}], \text{PC} \leftarrow \text{PC} + 4 \)

For the second and subsequent clock cycles, the micro-operations performed depend on the opcode of the instruction that is in the IR. In the RTL below, rs, rt, rd, func, and constant are fields in the instruction which is in the IR.

R-Type (all R-Format instructions other than \textit{jr, jalr})

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{ALUInputA} \leftarrow \text{register}[\text{rs}], \text{ALUInputB} \leftarrow \text{register}[\text{rt}] \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} \text{ func ALUInputB} (1) \\
\text{Cycle} & = 3: \quad \text{register}[\text{rd}] \leftarrow \text{ALUOutput} \\
\text{Note:} & \quad (1) \text{ func is the function specified by the func field of the IR}
\end{align*}
\]

\textit{addi, andi, ori, xori, slti, lui}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{ALUInputA} \leftarrow \text{register}[\text{rs}], \text{ALUInputB} \leftarrow \text{I constant} (1) \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} \text{ op ALUInputB} (2) \\
\text{Cycle} & = 3: \quad \text{register}[\text{rt}] \leftarrow \text{ALUOutput} \\
\text{Notes:} & \quad (1) \text{ sign extended for addi,xori,slti; not sign-extended for andi,ori,lui} \quad (2) \text{ "op" is the appropriate operation based on the opcode }
\end{align*}
\]

\textit{lw}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{ALUInputA} \leftarrow \text{register}[\text{rs}], \text{ALUInputB} \leftarrow \text{sign-extend(I constant)} \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} + \text{ALUInputB} \\
\text{Cycle} & = 3: \quad \text{register}[\text{rt}] \leftarrow M[\text{ALUOutput}]
\end{align*}
\]

\textit{sw}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{ALUInputA} \leftarrow \text{register}[\text{rs}], \text{ALUInputB} \leftarrow \text{sign-extend(I constant)} \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} + \text{ALUInputB} \\
\text{Cycle} & = 3: \quad M[\text{ALUOutput}] \leftarrow \text{register}[\text{rt}]
\end{align*}
\]

\textit{beq}

\[
\begin{align*}
\text{Cycle} & = 1: \quad (\text{register}[\text{rs}] == \text{register}[\text{rt}]) : \text{PC} \leftarrow \text{PC} + \text{sign-extend(I constant)} \times 4 \\
\end{align*}
\]

\textit{bne}

\[
\begin{align*}
\text{Cycle} & = 1: \quad (\text{register}[\text{rs}] != \text{register}[\text{rt}]) : \text{PC} \leftarrow \text{PC} + \text{sign-extend(I constant)} \times 4 \\
\end{align*}
\]

\textit{i}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{PC} \leftarrow \text{PC}[31..28] \mid J \text{ constant} \times 4 \\
\end{align*}
\]

\textit{jr}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{PC} \leftarrow \text{register}[\text{rs}] \\
\end{align*}
\]

\textit{jal}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{PC} \leftarrow \text{PC}[31..28] \mid J \text{ constant} \times 4, \text{ALUInputA} \leftarrow \text{PC} \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} \\
\text{Cycle} & = 3: \quad \text{register}[31] \leftarrow \text{ALUOutput}
\end{align*}
\]

\textit{jalr}

\[
\begin{align*}
\text{Cycle} & = 1: \quad \text{PC} \leftarrow \text{register}[\text{rs}], \text{ALUInputA} \leftarrow \text{PC} \\
\text{Cycle} & = 2: \quad \text{ALUOutput} \leftarrow \text{ALUInputA} \\
\text{Cycle} & = 3: \quad \text{register}[31] \leftarrow \text{ALUOutput}
\end{align*}
\]