CPS311 Lecture: Other Architectures

Objectives:

1. To discuss ISA support for various data types.
2. To discuss the issue of address space size,
3. To discuss various register set options.
4. To discuss various instruction formats.
5. To discuss various types of instructions.
6. To discuss condition codes.
7. To discuss various addressing modes

Materials:

1. PROJECTABLE of Instruction Formats
2. Addressing modes handout

1. Introduction

A. Recall that, at the start of the course, we drew a distinction between computer ARCHITECTURE and computer ORGANIZATION.

1. An architecture is a functional specification of a computer system, generally defined in terms of how the system is seen by an assembly language programmer. We frequently use the term Instruction Set Architecture (ISA) to refer to this.

2. An organization a particular way of implementing an architecture.

B. Thus far in this course, we have been studying in detail a particular architecture: that of MIPS. You've also had some experience in lab with a very different architecture: the Z80. Shortly, we will move to a study of basic principles of computer organization. Before we do this, though, we will spend some time looking at the broader range of Von-Neumann style computer architectures that have been implemented.
1. It turns out that a computer architect faces a number of fundamental choices in designing a CPU architecture. Different architectures represent different combinations of these choice.

ASK CLASS: If you were designing a new ISA, what basic issues would you need to think about? (Recall that an ISA is basically the structure of a machine as seen by an assembly language programmer.)

a) The set of data types that are to be directly supported by the hardware.

b) The size of the logical address space the machine can access.

c) The set of programmer-visible registers that are used to store and manipulate data.

d) The format of individual machine instructions.

e) The set of instructions that are provided in hardware.

f) Provisions for altering program flow based on comparison of values to each other or to 0.

g) The mechanisms that are provided for generating the address of the operands these instructions work on.

2. We will look at each choice individually.

II. Hardware data types

A. All ISA's provide for the manipulation of binary integers of some specified number of bits (called the word length of the machine).

1. Word lengths for current ISAs vary from 8 bits to 64 bits.

2. Many CPU's actually provide for the manipulation of several sizes of binary integers - often 8, 16, 32 and perhaps 64 bits.
a) As we have noted, one of these sizes is typically designated as the natural WORD SIZE of the machine, and governs the width of internal registers, data paths etc. (E.g. 32 bits for MIPS I, II).

b) Frequently, another size is chosen as the basic ADDRESSABLE UNIT, and represents the smallest piece of information that can be transferred to or from a unique address in memory.

(1) On most modern machines, the addressable unit is the byte

(2) Many older machines were only word addressable

(3) Some machines have been built that allow addressing down to the individual bit.

c) The drawing of a distinction between the addressable unit and the word size was an important technical innovation that first appeared in the IBM 360 series (early 1960's). It allowed a single architecture to be used for both business applications (which typically work with byte-sized character data) and scientific ones (that typically need long words for arithmetic.)

3. One interesting issue that arises from the possibility of multiple types of integer is ENDIANNESS.

a) If the addressable unit is (say) a byte, and the size of an integer is (say) 4 bytes, then an integer occupies locations in memory associated with four successive addresses.

b) The universal convention is to treat the FIRST of these addresses as the actual address of the integer - e.g. the 4-byte integer in bytes 1000, 1001, 1002, and 1003 is referred to by the address 1000.

c) But which bytes of the integer get stored in which location?
(1) One possibility is to store the MOST significant byte of the integer at the first address, the second most significant byte at the second address .. the least significant byte at the last address. This is referred to as BIG-ENDIAN - the "big end" of the number is stored first.

(2) It is also possible to store the LEAST significant byte of the integer at the first address, the second least significant byte at the second address .. the most significant byte at the last address. This is referred to as LITTLE ENDIAN - the "little end" of the number is stored first.

(3) Example: Consider the (32 bit) hexadecimal integer AABBCCDD, stored at memory location 1000.

(a) On a big endian machine, we would have:

    1000 AA
    1001 BB
    1002 CC
    1003 DD

(b) On a little endian machine, we would have

    1000 DD
    1001 CC
    1002 BB
    1003 AA

(4) ISA's differ in how they treat this issue.

   (a) The Intel architectures are little-endian.

   (b) A number of older architectures are big-endian, including the IBM mainframe architecture.

   (c) A number of architectures are bi-endian - either specified by a hardware bit or a software-settable bit.
(5) Where endian-ness makes a big difference is when moving data between machines (via a network connection or a file storage medium) that use different conventions.

(a) Internet protocols call for information to be transmitted over the network in big-endian fashion, regardless of the native format of the processor sending/receiving the data.

(b) Many file formats (both open and proprietary) specify an endianness that they use which must be observed by any machine that reads or writes the file - even if it must reverse the order of bytes from its "native" convention.

Examples:
Adobe Photoshop - big endian
BMP - little endian
GIF - little endian
JPEG - big endian

(6) Note that some common data types (boolean, char) are - at the hardware level - simply treated as 8 or 16 bit integers. Of course, endianness is not an issue for single byte values, but it is for two byte values. (This means that endianness matters when dealing with unicode characters, though not with ASCII!)

4. Another issue is ALIGNMENT.

a) Some architectures (including MIPS) require that data units larger than a byte be stored at addresses that are a multiple of the data unit size - e.g. MIPS requires that words (4 bytes) be stored at addresses that are a multiple of 4.

b) Other architectures - e.g. Intel IA32 - impose no such requirement.
c) However, accessing unaligned data in memory is slower, for reasons that will become more apparent when we study memory.

d) Alignment requirements can impact how a structured data type is stored - and hence can also impact transmission and storage of data.

Example: Consider the following class in C++ or Java:

```java
class C {
    int a;
    byte b;
    int c;
    ...
}
```

(1) Storing an object of this class therefore requires 9 bytes.

If we had an array `x` consisting of 2 objects of this class that were stored beginning at addresses 1000, the natural way to store it would look like this

- `x[0].a` at 1000-1003
- `x[0].b` at 1004
- `x[0].c` at 1005-1008
- `x[1].a` at 1009-1012
- `x[1].b` at 1013
- `x[1].c` at 1014-1017

(2) This would not be permissible on an ISA that requires alignment, since most of the 4-byte ints would be at addresses that are not multiples of 4. To fix this, it would be necessary to pad the structure with inaccessible filler bytes - but this would cause a problem if communicating with a machine that does not require alignment!

B. In addition to one or more types of integer, many ISA's provide support for operation on real numbers - often IEEE 754 floats and doubles and sometimes others as well. Of course, the same issues with regard to endianness and alignment arise with real numbers in byte-addressable ISA's.
C. Some ISA's provide for other data types, such as decimal numbers (encoded in BCD) or character strings.

Example: MIPS supports only integers and floating point numbers. Both IA32 and the Z80 have BCD arithmetic and hardware support to facilitate character string processing.

D. The architect's choice of data types to be supported by the hardware has a profound impact on the rest of the architecture.

1. The tendency in the 1980's was to move toward ever-richer sets of hardware-supported data types. (The DEC VAX was really the high water mark of this trend.

2. RISC's tend to support only the basic integer types (8, 16, 32 and 64 bit) and floating point (possibly using a coprocessor) and all other data types managed by software

III. Size of the Address Space

A. As we have seen, many instructions have to refer to one or more operands contained in memory. One key architectural question is the length, in bits, of the address of an item in memory, because this determines the size of the logical address space the CPU can address, and hence how much memory can be used.

Example: the IBM 360/370 series originally used a 24 bit address, limiting the address space to 16MB. At the time the ISA was designed (early 1960's), this seemed an exceedingly generous figure; but it has since become a key limitation that has led to a need to significantly modify the architecture.

B. Often, the address size is the same as the word size, because addresses are often calculated using integer arithmetic operations.

Example: Many 32-bit ISA's: 32 bit word, 32 bit address; 64 bit ISA's: 64 bit word, 64 address.
C. However, some machines have address sizes smaller than the word size or larger than the word size. The latter requires some tricky mechanisms to allow the formation of an address.

1. Example: the original IBM 360/370 - 32 bit word, but 24 bit address.

2. Example: IA32 CPU's used a 32 bit word. They could run in one of two modes:

   a) "flat addressing": 32 bit address

   b) "segmented addressing": 48 bit address, computed by using a 32 bit offset plus a 16 bit segment number stored in a special segment register (In either case, though, total physical memory was often much less than 4 GB).

3. Example: x86-64 provides a 64 bit address space in principle, but current implementations are limited to 48 bits (256 TB!).

   However, this address space is only available when running in full 64-bit mode that is not compatible with the earlier 32 and 16 bit Intel architectures. (When running in a mode that is backward compatible, memory address space is limited to 32 bits).

IV. Register sets

A. Early computers - like the VonNeumann machine - generally provided only a single register that could be directly manipulated by the assembly language programmer - normally called the accumulator.

B. However, as hardware costs dropped it became obvious that having more than one such register would be advantageous.

1. Data that is stored in a register can be accessed much more quickly than data stored in memory, so having multiple registers allows the subset of a program's data items that is currently being manipulated to be accessible more quickly.
2. Modern ISA's typically have anywhere from a half dozen to 32 more or less general purpose registers (plus other special purpose ones.)

3. In fact, some CPU's have been built with as many as 256 registers!

4. However, there are some microprocessors (e.g. the 6502 - still being used in embedded systems) that have the one accumulator register structure inherited directly from the VonNeumann machine.

C. One question is how functionality should be apportioned among the programmer-visible registers. Here, several approaches can be taken.

1. Multiple registers, each with a specialized function

   Example: Many micros - e.g. Z80: A register = accumulator; B..E = temporary storage; X,IY = index.

   Example: The IA32 ISA is an extension of the 16 bit 80x86 architecture, which in turn is an extension of the 8 bit architecture of the Intel 8080. The result is some specialization of the various registers.

   Actually, the names of registers hark back to the register names on the 8080 - Intel's 8 bit chip (which was also an ancestor of the Z80)

   8080 registers: A, B ...
   8086 registers AX, BX ... plus more not on 8080
   IA32 (i386) registers EAX, EBX ... plus more not on 8086
   x86-64 registers RAX, RBX ... plus more not on IA32.

2. Multiple general-purpose registers - often designated R0, R1 ....

   Example: Many modern machines including MIPS

3. At the opposite extreme, it is possible to design a machine with NO programmer visible registers per se, by using a stack architecture in which all instructions operate on a stack maintained by the hardware.

   Example: Java Virtual Machine
D. In deciding on a register set architecture, there is an important tradeoff. When a machine has multiple registers, each instruction must somehow designate which register(s) is/are to be used. Thus, going from one AC to (say) 8 registers adds 3-9 bits to each machine language instruction - depending on how many register operands must be specified.

Note, for example, that almost half the bits in a MIPS R-Format instruction are used to specify registers.

V. Instruction Formats

A. Different ISA's differ quite significantly in the format of instructions. Broadly speaking, they can be classified into perhaps four categories, by looking at the format of a typical computational instruction (e.g. ADD). To compare these ISA's, we will look at how they implement two HLL statements, assuming all operands are variables in memory:

\[ Z = X + Y \]
\[ Z = (X + Y) / (Q - Z) \]

(PROJECT each format in turn)

B. Memory-memory architectures: all operands of a computational instruction are contained in memory.

1. Three address architecture: op destination source1 source2

\[ Z = X + Y \]
\[ \text{ADD} \quad Z, X, Y \]
\[ Z = (X + Y) / (Q - Z) \]
\[ \text{ADD} \quad T1, X, Y \]
\[ \text{SUB} \quad T2, Q, Z \]
\[ \text{DIV} \quad Z, T1, T2 \]

Example: The above would have been valid VAX programs if we used the VAX mnemonics ADDL3, SUBL3, and DIVL3 - except that the VAX orders operands source1, source2, destination! However, no current ISA supports having three memory operands in one instruction.
2. Two address architecture: \( \text{op destination source} \)
   (destination serves as both the second source and the destination)

\[
Z = X + Y
\]

\[
\text{MOV} \quad Z, X
\]

\[
\text{ADD} \quad Z, Y
\]

\[
Z = (X + Y) / (Q - Z)
\]

\[
\text{MOV} \quad T1, Q
\]

\[
\text{SUB} \quad T1, Z
\]

\[
\text{MOV} \quad Z, X
\]

\[
\text{ADD} \quad Z, Y
\]

\[
\text{DIV} \quad Z, T1
\]

Example: The above would have been valid PDP-11 programs and also VAX programs if we used the mnemonics MOVL, ADDL2, SUBL2, and DIVL2 - except that the VAX orders operands source, destination!

3. Since the VAX, memory-memory architectures have gone out of style. (I know of no machines with such an architecture being manufactured today) Note that the VAX was unusual in having both formats

4. Multiple register machines generally allow registers to be used in place of memory locations, as was the case on the VAX.

C. Memory-register architectures: one operand of an instruction is in memory; the other must be in a register. Note: These are often called "one address" architectures.

1. Multiple register machine: op source register (or op register source)

   (The designated register serves as both one source and the destination; on some machines (e.g. Intel 80x86), the memory location may also serve as the destination.)

   (Multiple register machines generally allow a register to be used instead of the memory operand, as well)
\[ Z = X + Y \]

```
LOAD  R1, X
ADD   R1, Y
STORE Z, R1
```

\[ Z = (X + Y) / (Q - Z) \]

```
LOAD R1, X
ADD R1, Y
LOAD R2, Q
SUB R2, Z
DIV R1, R2
STORE Z, R1
```

Example: An IA32 version of the second program would be

```
MOV EAX, X
ADD EAX, Y
MOV EBX, Q
SUB EBX, Z
DIV EAX, EBX
MOV Z, EAX
```

Example: This is also the format used on the IBM mainframe (360/370) architecture, which is very important historically as well as being still in wide use.

2. Single accumulator machine: \( \text{op source} \)
   (AC serves as both a source and destination)

\[ Z = X + Y \]

```
LOAD X
ADD Y
STORE Z
```
\[ Z = (X + Y) / (Q - Z) \]

Load Q
Sub Z
Store T1
Load X
Add Y
Div T1
Store Z

Example: A very common pattern, including the original Von Neumann machine, many 8-bit microprocessors (including the Z80 - where the A register is implicitly the accumulator).

D. Load-store architecture: All operands of a computational instruction must be in registers. Separate load and store instructions are provided for moving a value from memory to a register (load) or from a register to memory (store).

\[ Z = X + Y \]

Load R1, X
Load R2, Y
Add R1, R2, R1
Store Z, R1

\[ Z = (X + Y) / (Q - Z) \]

Load R1, X
Load R2, Y
Add R1, R2, R1
Load R2, Q
Load R3, Z
Sub R2, R2, R3
Div R1, R1, R2
Store Z, R1

Example: RISCs, including MIPS (though MIPS assembly language lists the destination operand of store second)
E. Stack architecture: All operands of a computational instruction are popped from the runtime stack, and the result is pushed back on the stack. Separate push and pop instructions are provided for moving value from memory to the stack (push), or from the stack to a register (pop).

\[
Z = X + Y
\]

```
PUSH    X
PUSH    Y
ADD
POP     Z
```

\[
Z = (X + Y) / (Q - Z)
\]

```
PUSH    X
PUSH    Y
ADD
PUSH    Q
PUSH    Z
SUB
DIV
POP     Z
```

(Note: the order of pushes is important when using non-commutative operations like subtract or divide. The second item pushed is subtracted from or divided into the first - so the order of pushes corresponds to the order of the original algebraic expression.)

Example: Java Virtual Machine

F. There are trends in terms of program length in the above examples.

1. The example programs for the 3 address machine used the fewest instructions, and those for the load-store and stack machines used the most, with the other architectures in between. (This is a general pattern.)
2. However, the program that is shortest in terms of number of instructions may not be shortest in terms of total number of BITS - because encoding an address in an instruction requires a significant number of bits.

3. You will investigate this further on a homework set.

VI. Instruction Sets

A. Every machine instruction includes an operation code (op-code) that specifies what operation is to be performed. The set of all such possible operations constitutes the INSTRUCTION SET of a machine.

B. Early computers tended to have very limited instruction sets: data movement, basic integer arithmetic operations (+, -, sometimes * and /); integer comparison; bitwise logical and/or; conditional and unconditional branch, subroutine call/return, IO operations and the like - largely due to the challenge of creating control hardware.

C. Introducing multiple data types increases the size of the instruction set, since there must be a version of each operation for each (relevant) data type.

D. In the late 1970's and 1980's machines moved in the direction of including some very complex and high-power instructions in the instruction set, with a view to decreasing what was known as the semantic gap between constructs in programming languages and operations supported by the hardware.

The DEC VAX was the high water mark of this trend, with single machine-language instructions for operations like:

1. Character string operations that copy, compare, or search an entire character string of arbitrary length using a single instruction.

2. Direct support for higher-level language constructs like CASE, FOR, etc.

3. Complicated arithmetic operations such as polynomial evaluation.

4. Queue manipulations to or remove an item from a queue.
E. RISC architectures arose from a questioning of the wisdom of this trend, leading to much simpler instruction sets.

1. The existence of complex instructions imposes a performance penalty on all the instructions in the instruction set - for reasons that will become more evident later as we consider control units. In particular, RISC architecture designers looked carefully at what instructions were actually used by compilers. They found that, in some cases, instructions that were complex to implement (and may have penalized all instructions) were, in fact, rarely if ever used.

2. On the other hand, if the instruction set is kept simple, the door is opened to significant speed-up by the use of pipelining - i.e. executing portions of two or more instructions simultaneously. In particular, having all instructions being the same size facilitates pipelining, by making it possible to determine where one instruction stops and another begins before actually decoding the first one.

3. By using a load-store architecture, all arithmetic and logical instructions can work on a single operand size (e.g. the 32 bit word) - with values being widened or narrowed as appropriate when loading from/storing to memory.

VII. Provisions for Altering Program Flow Based on Comparison of Values

A. All ISA's must provide some mechanism for altering the program flow based on comparing two values, but there are a variety of different ways to accomplish this.

1. First, it is worth noting that only one comparison is really necessary - e.g. less than. As we have already seen, if we have $A < B$, we can test other conditions as well (e.g. $A \leq B$ is ! ($B < A$); $A > B$ is $B < A$; $A \geq B$ is ! ($A < B$); $A \neq B$ is ($A < B \lor B < A$); $A == B$ is ! ($A < B \land B > A$)).
2. Moreover, it is only necessary to support either comparing two values, or comparing one value to 0 - e.g. $A < B$ can be tested by seeing if $(A - B) < 0$.

B. Some ISA's support conditional branches that are based on the value in a register or some comparison between registers.

1. MIPS beq, bne.

2. Some one-accumulator architectures incorporate conditional branches (or skips) based on the value in the accumulator (eg, zero, negative).

C. Many ISA's however, make use of something called CONDITION CODES or FLAGS. A condition code is a bit that is set or cleared following an arithmetic or logical operation based on the result of that operation. (The flag retains its value until the next arithmetic or logical operation is done.)

1. Example: The Z80 supports condition codes S, Z, C, and V, which reside in the F register.

   a) S is set to the sign of an arithmetic or logical operation - and hence is 1 if the result is negative, and 0 if it is not.

   b) Z is set by an operation if the result is zero, and cleared if it is non-zero.

   c) C is set by an operation if it produced carry/borrow (unsigned overflow), and cleared if it did not.

   d) V is set by an operation if it produced two's complement overflow, and cleared if it did not.

2. Such architectures often include a "compare" instruction that (in effect) subtracts two values and sets the flags, but does not actually save the result but rather only sets/clears the condition codes.
3. In such architectures, conditional branch instructions are provided for testing various individual flags or combinations. These instructions merely test the flags - they never alter them. As a result, their outcome is based on the MOST RECENT arithmetic/logic operation to have been performed.

Example: Z80 encoding for

if (FOO < BAR)
Something;

LD A,FOO
LD B,BAR
CP A,B
JP P, FINI // P means "positive"-i.e. S flag clear
Code for Something
FINI:

4. Of course, in such architectures, it is also possible to base a conditional branch on the result of a computation that needed to be done anyway.

Example: Z80 encoding for

do
{
    ...
    k --;
} while (k != 0)

LOOP:
...
LD A, K
DEC A
JP NZ, LOOP // NZ means not zero-i.e. N flag clear

D. MIPS does not use condition codes - in part due to overlap of successive instructions due to pipelining, but also because condition codes make restoring the system state after an interrupt more complicated. (They must be saved like registers to prevent incorrect results if an interrupt occurs between an arithmetic/logic operation and a conditional branch that tests its outcome, which is difficult on a highly pipelined machine where several instructions can be in various stages of execution when an interrupt occurs.)
VIII. Addressing Modes

A. All ISA's must provide some instructions that access data in memory - either as part of a computational instruction, or via separate load/store or push/pop instructions. A final architectural issue is how is the address of a memory operand to be specified?

B. The various choices are referred to as ADDRESSING MODES.

1. The VonNeumann machine only provided for direct addressing - the instruction contained the address of the operand.

2. If this is the only way of specifying a memory address, though, then it turns out to be necessary to use SELF-MODIFYING CODE.

   a) Example: Consider the following fragment from a C++ program:

   ```
   class Foo
   {
      int x;
      ...
   };
   Foo * p;
   ...
   sum = sum + p -> x;
   ```

   Assuming that x is at the very beginning of a Foo object, this has to be translated by something like

   ```
   load p into the AC
   add the op-code for add into the AC
   store the AC into the point indicated in the program
   load sum into the AC
   -- this instruction will be created as program is running
   store the AC into sum
   ```
b) Another example:

```c
int x[100];
int i;
...
cin >> i;
sum += x[i];
```

(1) If we assume a byte-addressable machine with 4 byte integers, with x starting at memory address 1000, then successive elements of x occupy addresses 1000, 1004, 1008 .. 1399 (decimal). The ith element of x is at address (1000 + 4*i).

(2) On a one accumulator machine, the operation of adding x[i] to sum translates to

```
load sum into the AC
add x[i] to the AC
store the AC in sum
```

The problem is - what address to we put into the add instruction when assembling the program, since the value of i is not known until the program runs (and may even vary if the code in question is contained in a loop that is done multiple times)?

(3) On a computer that only supports direct addressing, we have to code something like:

```
load i into the AC
multiply the AC by 4 (shift left two places)
add base address of x (1000) into the AC
add the op-code for add into the AC
store the AC into the point indicate in the program
add sum into the AC
-- this instruction will be created as program is running
store the AC into sum
```
3. Historically, various addressing modes were first developed to deal with problems like this, then to deal with other sorts of issues that arise in the program-translation process.

C. The following are commonly-found addressing modes

HANDOUT

1. Absolute: The instruction contains the ABSOLUTE ADDRESS of the operand

This is the original addressing mode used on the VonNeumann machine, but still exists on many machines today - at least for some instructions.

Example (MIPS) j, jal - but not supported for other memory reference instructions

2. The first approach to addressing issues like this was the introduction of memory indirect (deferred) addressing: the instruction contains the address of a MEMORY LOCATION, which in turn contains the ADDRESS OF THE OPERAND.

However, A major disadvantage of supporting this mode is that an extra trip to memory is required to calculate the address of the operand, before actually going to memory to access it. Thus, while some older CISC architectures supported it, ISA's (both RISC and CISC - including IA32) do not.

3. Register indirect (register deferred): The ADDRESS of the operand is contained in a REGISTER. (Of course, this is only an option on machines with multiple programmer-visible registers - either general or special purpose)

Example (MIPS) lw, sw with offset of 0.

The examples we considered earlier could be coded this way:
(where we will denote the register we chose to use for data as the D and the one we chose to use for A)
a) \texttt{sum += p \rightarrow x;} \\
\hspace{1cm} \text{load sum into the D} \\
\hspace{1cm} \text{load p into A} \\
\hspace{1cm} \text{add A indirect to D} \\
\hspace{1cm} \text{store the D into sum}

b) \texttt{sum += x[i];} \\
\hspace{1cm} \text{load i into A} \\
\hspace{1cm} \text{multiply A by 4 (shift left two places)} \\
\hspace{1cm} \text{add the base address of x (e.g. 1000) into A} \\
\hspace{1cm} \text{load sum into D} \\
\hspace{1cm} \text{add A indirect to D} \\
\hspace{1cm} \text{store the D into sum}

4. Autoincrement/autodecrement: some architectures support a variant of the register indirect mode in which the register is either incremented after being used as a pointer, or decremented before being used as a pointer, by the size of the operand.

a) A typical assembler mnemonic is (Rx)+ or -(Rx)

b) This simplifies certain operations, but does not provide any new capability - e.g. the instruction \\
\hspace{1cm} \texttt{something (Rn)+} \\
\hspace{1cm} \text{is equivalent to} \\
\hspace{1cm} \texttt{something register indirect Rn} \\
\hspace{1cm} \text{increment Rn by an appropriate amount}

c) This provides single-instruction support for stack pushes/pops (examples assume stack grows from high memory to low; sp register points to top of stack) \\
e.g. \texttt{push x} \hspace{1cm} \texttt{move -(sp), x} \\
\hspace{1cm} \texttt{pop x} \hspace{1cm} \texttt{move x, (sp)+}
d) This provides single instruction support for accessing array elements in sequence.

  e.g. sum elements of an array (do the following in a loop)

  \texttt{add (pointer register) +, sum}


e) This has found its way into C in the form of the ++ and -- operators applied to pointers (assuming the pointer is kept in a register) - largely because this addressing mode was present on the PDP-11 ISA on which C was first implemented, and the language included a facility to take advantage of it for efficiency's sake.


f) RISCs and most CISC's (including IA32) do not provide this mode; instead, one must use a two instruction sequence


5. Register + displacement: The address of the operand is calculated by adding a displacement to a register

Two uses

a) Access a component of an object that is not at the start

  Suppose the pointer example we have used were the following:

  \begin{verbatim}
  class Foo
  {
      int x, y, z;
      ...
  }
  Foo * p;
  ...
  sum = sum + p -> z;
  \end{verbatim}

  Now p points to the memory cell holding "x", but the cell holding "z" is 2 words (8 bytes) away.
This could be done by

\begin{verbatim}
load sum into the D
load p A
add value at A displaced by 8 to D
store D into sum
\end{verbatim}

b) Access an array element specified by a variable index

\begin{verbatim}
load i into A
multiply A by 4 (shift left two places)
load sum into D
add value at A displaced by base address of x to D
store D into sum
\end{verbatim}

c) Example: (MIPS) lw, sw

(1) Note that this is the basic addressing mode for MIPS load/store;
    register indirect is achieved by using this mode with a
    displacement of 0.

(2) Note that our second example is often not feasible on MIPS
    because the displacement is limited to 16 bits, so this must be done
    some other way (e.g. calculating the entire address - base + 4 *
    value of i and then using register-indirect.)

d) This mode is commonly available on CISCs as well as RISCs
    (including IA32)

6. Indexed: Some architectures support an addressing mode in which a
   multiple of some register is added to some base address, where the
   multiple of the register is the size of the operand - e.g.

   Assume we have an array of ints on a byte-addressable machine, where
   each int occupies 4 bytes, as in our previous examples. Recall that, in
   this case, to access x[i], we needed code to calculate i * 4 in some
   address register.
If indexed mode were available, we could put the value of \( i \) in a register and use indexed mode addressing, where the register is scaled by the size of an element of \( x[] \) (4).

Example: a variant of this mode is available on IA32

7. PC Relative:

a) Many large programs are made up of multiple modules that are compiled separately, and may also make use of various libraries that are furnished as part of the operating system. When an executable program is linked, the various modules comprising it are generally loaded into successive regions of memory, each beginning where the previous one ends. This implies that, in general, when the compiler is translating a module, it does not know where in memory that module will ultimately be loaded.

b) Now consider the problem of translating the following:

\[
\text{if (} x \geq 0 \text{)}
\]
\[
\text{\hspace{1cm} y = x;}
\]

translates into:

- load \( x \) into some register
- compare this register to zero
- if it was less than zero, branch to \( L1 \)
- store register into \( y \)

\( L1: \)

What address should be placed into the branch instruction i.e. what is the address associated with the label \( L1 \)? This is entirely dependent on whether this module is placed in memory by the loader, which the compiler cannot know.
(1) One possibility is to require the loader to "fix up" addresses whose value depends on where the module is loaded (so called relocatable addresses)

(2) Another approach is to generate position independent code, which works correctly regardless of where in memory this goes.

c) In the above example, though the absolute address associated with L1 is unknown, its relative distance from the branch instruction is known and is always the same regardless of where the module is loaded.

In PC relative mode, the instruction would contain the distance between the instruction AFTER the branch instruction and the target, here the length of the store instruction (e.g. 4 on MIPS). At run-time, the CPU adds this to the PC to get the actual target address.

d) Another advantage of PC relative mode is that relative offsets are usually smaller (in bits) than absolute addresses.

e) Example (MIPS) bne, beq - not supported for other memory reference instructions. A 16 bit offset can be used for these, because the target of a branch instruction is generally close to the instruction itself.

D. The following are also considered addressing modes on some machines, though they don't actually address memory. (Depending on how an instruction specifies an addressing mode.)

1. Register: The operand VALUE is contained in a REGISTER (not memory)

   Example (MIPS) "R Format" computational instructions

2. Immediate: The instruction itself CONTAINS the VALUE of the operand

   Example (MIPS) addi, andi, ori, xori etc.

E. ISAs vary in their support for various addressing modes
1. Some ISAs use a very flexible and general set of addressing modes - the VAX and the Motrola 68000 series being two historical examples.

(On the VAX and 68000, any one of the modes listed above can be used with virtually any instruction; for each operand an instruction uses, there is a mode field of 3-4 bits that specifies what addressing mode should be used.)

2. Some ISAs offer a flexible set of modes, but limit certain modes to use with certain registers. The IA32 and x86-64 are examples of this.

3. Other ISAs offer a more restricted set of modes, or specify that specific instructions use specific modes. The latter is the case on MIPS: computational instructions can only use register or immediate mode; jump instructions can only use absolute mode; branch instructions can only use relative mode; and load/store instructions can only use displacement mode, which can give the effect of register indirect by using a displacement of zero, or (for small addresses) of absolute mode by using $0.